An Accurate Modeling of Delay and Slew Metrics for On-chip Vlsi Rc Interconnects for Ramp Inputs Using Burr’s Distribution Function
نویسندگان
چکیده
This work presents an accurate and efficient model to compute the delay and slew metric of on-chip interconnect of high speed CMOS circuits foe ramp input. Our metric assumption is based on the Burr’s Distribution function. The Burr’s distribution is used to characterize the normalized homogeneous portion of the step response. We used the PERI (Probability distribution function Extension for Ramp Inputs) technique that extends delay metrics and slew metric for step inputs to the more general and realistic non-step inputs. The accuracy of our models is justified with the results compared with that of SPICE simulations.
منابع مشابه
An Explicit Model of Delay and Slew Metric for On-Chip VLSI RC Interconnects for Ramp Inputs using Gamma Distribution Function
Moments of the impulse response are widely used for interconnect delay analysis, from the explicit Elmore delay (the first moment of the impulse response) expression, to moment matching methods which creates reduced order trans-impedance and transfer function approximations. However, the Elmore delay is fast becoming ineffective for deep submicron technologies, and reduced order transfer functi...
متن کاملANALYTICAL MODELING OF DELAY AND SLEW FOR On-Chip VLSI RC GLOBAL INTERCONNECT USING THREE CIRCUIT MOMENTS
In high speed digital integrated circuits, interconnects delay can be significant and should be included for accurate analysis. Delay analysis for interconnect has been done widely by using moments of the impulse response, from the explicit Elmore delay (the first moment of the impulse response) expression, to moment matching methods which creates reduced order trans impedance and transfer func...
متن کاملClosed Form Expressions for Delay to Ramp Inputs for On-Chip VLSI RC Interconnect
In high speed digital integrated circuits, interconnects delay can be significant and should be included for accurate analysis. Delay analysis for interconnect has been done widely by using moments of the impulse response, from the explicit Elmore delay (the first moment of the impulse response) expression, to moment matching methods which creates reduced order trans impedance and transfer func...
متن کاملA Model for Slew Evaluation for On-Chip RC Interconnects using Gamma Distribution Function
As technology scales down, timing verification of digital integrated circuits becomes an extremely difficult task due to statistical variations in the gate and wire delays. Statistical timing analysis techniques are being developed to tackle this problem. The variations of critical dimensions in modern VLSI technologies lead to variability in interconnect performance that must be fully accounte...
متن کاملNoise and Delay Estimation for Coupled RC Interconnects
The performance of high-speed VLSI circuits is increasingly limited by interconnect coupling noise. We provide improved, easily computable estimates of crosstalk peak noise, as well as impact of coupling on aggressor delay, for distributed RC interconnects. Our approach is based on better modeling of the distributed interconnects, as well as more detailed analyses for both the step input and ra...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010